We are developing a vertex detector with a 5 x 5 µm 2 fine pixel CCD (FPCCD) for the international linear collider (ILC). The ILC physics programme imposes several design requirements, such as high granularity and low occupancy. The FPCCD also imposes several requirements in the readout ASIC, mainly, fast readout speed, low noise and low power consumption. We present the status of the R&D to achieve those design requirements.
Introduction
The detailed understanding of the Electroweak Symmetry breaking is one of the most important goals within the ILC physics programme. This mechanism is reflected in the Higgs boson couplings.
The measurement of these couplings requires accurate particle identification; in particular, excellent separation between b-quarks and c-quarks, and between light quarks and gluon are crucial. In order to realize ILC's highly efficient flavor tagging, we need a vertex detector with an impact parameter resolution of 5 µm ⊕ 10 µm /(pβ sin 3/2 (θ )) and a low level of pixel occupancy for accurate track reconstruction. Currently three sensor technology options are being actively developed for the ILD 1 vertex detector. Those technological options are CMOS Pixel Sensors (CPS), Depleted Field Effect Transistor (DEPFET) sensors and FPCCD sensors.
Here we cover the FPCCD sensors. Section 2 introduces the FPCCD detector. Section 3 presents the status of the R&D. Section 4 summarizes the conclusions.
FPCCD Detector Baseline Design Vertex Detector
In order to reach the desired performance level, the ILD vertex detector should comply with the following specifications:
• A spatial resolution near the IP better than 3 µm.
• A material budget below 0.15% X 0 /layer.
• A first layer located at a radius of ≈ 1.6 cm.
• A pixel occupancy not exceeding a few percent.
The power consumption should be low enough to minimize the material budget of the cooling system inside the detector sensitive volume.
Simulations show that such a resolution is feasible with the proposed technologies (Fig. 1) . The baseline design of the ILD vertex detector consists of three, nearly cylindrical, concentric layers of double-sided ladders. Each ladder is equipped with pixel sensors on both sides, ≈ 2 mm apart, resulting in six measured impact positions for each charged particle crossing the detector (Fig. 2) . The radii covered by the detector range from 16 mm to 60 mm. The material budget of each ladder amounts to ≈ 0.3 % X 0 , equivalent to 0.15% X 0 /layer. This geometry is independent of the actual pixel technology being finally adopted.
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FPCCD
The FPCCD concept is based on the following:
1. Very small pixel size (≈ 5 µm).
2. Fully depleted sensitive volume with 15 µm epitaxial layer thickness.
3. Readout between consecutive bunch trains crossing the interaction point.
The first item provides the FPCCD detector with excellent impact parameter resolution, below 1.4 µm, at high momentum limit for tracks with polar angle of 90 degrees.
The second item implies the charge spread between pixels is very small. Readout in the inter-train has the additional advantage that the FPCCD is intrinsically free of beam-induced RF noise.
Another advantage of using FPCCD, and an unique feature of this sensor technology, is its use of cluster shapes to reduce the beam-induced backgrounds [3] .
The dominant background stems from e + e − pairs from beamstrahlung, which are produced in the highly charged environment of the beam-beam interaction.
The schematic design of the FPCCD sensor is shown in Figure 3 . The pixel size is 5 x 5 µm 2 and the thickness of the sensitive layer is 15 µm. For the outer layers, the pixel size is envisioned to be somewhat larger. Each CCD wafer has 16 outputs covering 16 regions, and each region has 128 (V) x 13000 (H) pixels. The reason why the number of vertical (V) transfers is much less than the number of horizontal (H) transfers is that this configuration is more advantageous for the radiation tolerance. Each region has a horizontal register to transfer the signal charge to the output node. Pixels in the horizontal registers are also sensitive to the charged particles.
The required frequency to read out the whole pixel in the inter-train is ≈ 10 Mpixels/s.
The output signals from one edge of the CCD wafer are processed by an ASIC located next to the CCD wafer. This ASIC will have functions of amplifier, low-pass filter, correlated double sampler, and analog-to-digital converter (ADC) for 16 channels (Fig. 4) .
Status R&D on FPCCD Small Prototype Tests
We have made small prototype sensors with 6 µm pixel size and full size prototypes for the inner layers (Fig. 5) . The readout system has been developed with 3 front-end ASIC's prototypes already fabricated. The latest ASIC prototype matches most of the design requirements [5] when operating at frequencies lower than 50 MHz. At high frequency (100 MHz) we observe an increase in the noise of the readout system. Figure 6 shows the sensor response when irradiated with Fe 55 .
We estimate the amount of noise as 30 electrons, which is below the required value for the FPCCD (50 electrons). The main noise contribution is the CCD readout circuit.
Software R&D
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We have found that using a bigger pixel size (10 µm) in the outer layers saves ≈ 30% power consumption with no impact on the performance [6] .
Conclusion
The Fine Pixel CCD (FPCCD) is one of the three sensor technologies being actively developed for the ILD vertex detector. We have covered the status of the R&D in the FPCCD detector. The tests carried out on the small prototypes matches the design requirements on noise level and power consumption at frequencies below 50 MHz.
